PTO/SB084(10-01)
Approved for use through 10/31/20/20/8 651-0031
US Petert & Tradement Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid CMB control number.

Complete If Known Substitute for form 1449A/PTO
INFORMATION DISCLOSURE
STATEMENT BY APLICANTO
(Use as many sheets as negets a)) 09/943,134 **Application Number** August 30, 2001 Filing Date **First Named Inventor** Forbes, Leonard **Group Art Unit** 2818 Ho, Tu-Tu **Examiner Name** Attorney Docket No: 1303.020US1 Sheet 1 of 1

US PATENT DOCUMENTS					
Examiner Initial *	USP Document Publication Date Number		Name of Patentee or Applicant of cited Document	Filing Date if Appropriate	
77	US-5,474,947	12/12/1995	Chang, K., et al.	12/27/1993	
TH	US-6,009,011	12/28/1999	Yamauchi, Y.	12/24/1997	
TH	US-6,317,364	11/13/2001	Guterman, D. C., et al.	10/13/2000	
TH	US-6,341,084	01/22/2002	Numata, H., et al.	05/15/2001	
TH	US-6,574,143	06/03/2003	Nakazato, Kazuo	12/08/2000	
TH	US-6,754,108	06/22/2004	Forbes, L.	08/30/2001	

FOREIGN PATENT DOCUMENTS				
Examiner	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited	+2
Initials*		rubilication Date	Document	

	OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²	

S/N 09/943,134 PATENT

IN TOP UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes et al.

Examiner: Tu-Tu Ho

Serial No.:

09/943,134

Group Art Unit: 2818

Filed:

August 30, 2001

Docket: 1303.020US1

Title:

PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH

ASYMMETRICAL TUNNEL BARRIERS

## **COMMUNICATION CONCERNING RELATED APPLICATION(S)**

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Noted-TH 03/31/05

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

Serial/Patent No. 09/945507	Filing Date August 30, 2001	Attorney Docket 1303.014US1	Title FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945395 6754108	August 30, 2001	1303.019US1	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945498 6778441	August 30, 2001	1303.024US1	INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
09/945512	August 30, 2001	1303.027US1	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945554	August 30, 2001	1303.028US1	SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/028001	December 20, 2001	1303.035US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS

Page 2 Dkt: 1303.020US1

COMMUNICATION CONCERNING RELATED APPLICATIONS
Serial Number: 09/943,134
Filing Date: August 30, 2001
Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS

Noted
TH
03/05

10/081818	February 20, 2002	1303.045US1	ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS
10/177096	June 21, 2002	1303.063US1	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
10/789038	February 27, 2004	1303.024US2	INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
10/783695	February 20, 2004	1303.019US2	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/781035	February 18, 2004	1303.063US2	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
10/929916	August 30, 2004	1303.035US2	PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
10/788810	February 27, 2004	1303.027US2	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/819550	April 7, 2004	1303.019US3	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/931704	September 1, 2004	1303.014US2	FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/929986	August 30, 2004	1303.045US2	ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 09/943,134

Filing Date: August 30, 2001

Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS

Page 3 Dkt: 1303.020US1

10/931540

August 31, 2004

1303.020US2

PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL **BARRIERS** 

Respectfully submitted,

LEONARD FORBES ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Date 23 NW 04

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 25 day of November, 2004.